

DESIGN OF VGA CONTROLLER USING FIELD PROGRAMMABLE GATE ARRAYS

Dr. Rohit Bagthariya

Department of Electronic Engineering, CMR College of Engineering & Technology, Hyderabad

ABSTRACT

VGA is a standard interface that is used in a variety of applications such as surveillance systems, ATM machines and video conferencing. VGA is used to link a computer to a monitor. The paper shows how to display a VGA monitor using the Xilinx platform and Verilog code. VGA timing is generated in this work, and its position and even size can be adjusted. To obtain the bit stream for FPGA implementation, the code is synthesised and a netlist is generated. There are five active signals in a VGA video transmission. R, G, B, H sync, V sync All other colours are created by modifying the three RGB signals. To validate the design, the RTL is obtained and simulation results are shown.

Keywords: VGA, RGB, DB-15 Connector, RTL

I. INTRODUCTION

VGA is a widely used standard interface in video surveillance and conferencing, as well as video players and payment vending machines. A monitor is attached to this system in order to display photos and information. The display's quality is primarily determined by the application's requirements. In AV equipment, there is a VGA connector, which is generally connected to a PC or laptop. This connector normally accepts an RGB signal from a linked device; this is usually the signal that is stimulated from the system, and it is compatible with both standard and high-definition resolutions. Its working principle is similar to that of a cathode ray tube, in which the picture is built one line at a time, starting from the top, and each line is displayed from left to right; in reality, this is accomplished by an electron beam directed from electromagnets within the screen that hits the pixels. R, G, B, H sync, and V sync are the five active signals in a normal VGA video stream, and by altering the RGB signals, numerous additional colours can be obtained. Figure 1 depicts a typical block diagram of a VGA controller.




Figure 1 Block Diagram of VGA Controller

VGA connectors (D-SUB) are a set of plugs and sockets commonly used in older computer and communication applications. Its interface is a 15-pin plug and socket known as "D- connectors." Figure 2 depicts a common DB-15 connector schematic. It comes in 9, 15, 25, 37, and 50 pin versions.




Figure 2 DB-15 Connector Schematic

Table 1. Pin Description of DB-15 Connector

Pin Number	Description
1	Red
2	Green
3	Blue
13	Horizontal Sync
14	Vertical Sync
6,7,8,10,11	GND
4,5,9,12,15	No Connection

II. VGA SIGNAL DESCRIPTION

VGA is a three row 15 pin connector equipped with screw type locking mechanism. It transmits analog component of RGBHV video signal and DDC data. Signal loss is dominant as the length of the wire is enhanced. A typical video signal attained VGA connector comprises of the following five components: (i) Horizontal sync: digital signal, that scans a row,(ii)Vertical sync: digital signal, that scans an entire frame, (iii) Red (R): Analog signal (0-0.7 v), used to control the color,(iv)Green (G): Analog signal (0-0.7 v), used to control the color and (v) Blue (B): Analog signal (0-0.7 v), used to control the color. Different colors can be generated by altering the analog levels of the three RGB signals. Based on the values of the signals R, G, B one of the eight color will be displayed on the monitor listed in figure3

R	G	B	Color
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Cyan
1	0	0	Red
1	0	1	Magenta
1	1	0	Yellow
1	1	1	White

Figure 3 Display Color Codes

H-Sync: The h-sync pulse is an active low pulse which indicates the end of one line display in the VGA Monitor. In a typical 640x480 display, the display consists of 480 lines. Each line consists of 640 pixels and a h-sync pulse should contain 640 pixels information which is to be displayed in one line. A hsync signal is classified into four regions namely (a) Pulse width (T_{pw}) (b) front porch (T_{fp}) (c) display time (T_{disp}) and (d) back porch (T_{bp}) One full period of the hsync signal divided into 4 regions:




Figure 4 h-Sync Pulse

During the time T_{pw} , the electron beam returns to left edge, video signal is disabled and the h-sync and v-sync also found to be low. In T_{fp} duration the display portion of the monitor is not reached and the video signal is still disabled. The time of the signal in which pixel information is provided is displayed on the screen in the region T_{disp} . The time beyond which there is no display is termed as back porch time.

V-Sync: The v-sync pulse is also an active low pulse, indicating the end of one full frame. Inside display time of one v-sync pulse there will be 480 h-sync pulses. Similar to the h-sync pulse, v-sync pulse is also comprises of four regions namely Pulse width, front porch, display time and back porch.




Figure 5 H-Sync AND V-Sync

III. RESULTS AND DISCUSSION

For implementing the VGA Controller different modules such as RGB, horizontal_Sync. Vertical_Sync, Clock has been obtained using Verilog programming in Xilinx ISE platform. RTL of each module is generated to verify the design. Testbenches has been created to validate the design through simulation waveform.

a. RTL Diagram of VGA

The RTL diagram of VGA is generated in Xilinx ISE tool after the synthesis. From the RTL diagram shown in figure 6 it can be clearly seen that the VGA controller consists of the horizontal sync, Vertical sync, RGB module and a clock module.




Figure 6 RTL Digaram of VGA Module

b. RTL Diagram of Horizontal Sync

Figure7.a and 7.b shows the RTL diagram for Horizontal Sync.




Figure 7.a RTL Digaram of Horizontal Sync Module




Fig.7.b RTL Digaram of Horizontal Sync Module

c. RTL Diagram of Vertical Sync




Fig.8 RTL Digaram of Vertical Sync Module

d. RTL Diagram of RGB




Figure 9 RTL Digaram of RGB Module

e. RTL Diagram of Compand:




Figure 10 RTL Diagram of Compand Module

f. Simulation Waveform:

To validate the design of VGA controller different inputs are applied through testbench and simulation waveforms are obtained.




Figure 11 Simulation Waveform with Vs=1 and Hs=0

From the simulation waveform output shown in figure 11 and 12 it can be noted that the controller generates the time sequence with respect to the horizontal sequence and vertical sequence set values. Using the time sequence different color bars are generated when its implemented with FPGA. The following figure shows the resultant color bars that is generated with respect to the generated time sequence and horizontal sequence set values




Figure 12 Simulation Waveform with Vs=0 and Hs=1

Figure13 shows the resultant color bars that is generated with respect to the generated time sequence and horizontal sequence set values when connected to display monitor using FPGA implementation



Figure 13 Resultant Color Bar in Response to Timing, Hsync and Vsync

IV. CONCLUSION

In this paper Video Graphic Array which is a standard interface VGA which is used in different application such as surveillance systems, ATM machines, and video conferencing is presented. The model is designed using Verilog hardware description language. The code is synthesized netlist is obtained in the form of bit stream which is finally implemented in FPGA. Rigorous simulation studies are performed in order to validate the design.

REFERENCES

1. Anand K. Pathrikar and Pooja M. Bhangale, "Design of VGA Display System Based on CPLD and SRAM", Journal of Information Knowledge and Research in Electronics and Communication, vol. 02, no. 02, ISSN 0975-6779.
2. Dash, C. S and Prabakaran S.R.S., 2019 Science and Technological Understanding of Nano-ionic Resistive Memories (Re-RAM). Nanoscience and Nanotechnology-Asia 2019, Vol.9,pp.444-461.
3. Dash, C. S and Prabakaran S.R.S., 2018 Nano Resistive Memory (Re-RAM) Devices and its Applications, Reviews on Advanced Material science, Vol. 58, pp. 248-270.
4. Dash, C. S, Sahoo, S. and Prabakaran S.R.S., 2018. Resistive Switching and Impedance Characteristics of M/TiO₂-x/TiO₂/M Nanoionic Memristor. Solid State Ionics, Vol. 324, pp. 218-225.
5. J. Gajanayake, Luo Fang Lin, Gooi Hoay Beng, So Ping Lam, and Siow Lip Kian, "Extended boost Z-source inverters," in 2009 IEEE Energy Conversion Congress and Exposition, 2009, no. 072, pp. 3845–3852.
6. K. S. and P. Sarathi Subudhi, "PV fed Water Pumping System in a Smart Home," Int. J. Eng. Technol., vol. 7, no. 3, p. 1565, Jul. 2018.
7. Mukherjee, S. Krithiga, and P. S. Subudhi, "Investigation of a PV Fed Improved Smart Home EV Battery Charging System using Multi Output Hybrid Converter," Int. J. Renew. ENERGY Res., vol. 9, no. 2, pp. 692–703, 2019.
8. Muthulakshmi, S. Dash, C. S and Prabakaran S.R.S.,2018 Memristor augmented approximate adders and subtractors for image processing applications: An approach. Int. J. Electron. Commun. (AEÜ), Vol. 91, pp. 91–102.
9. N. Sujitha, P. S. Subudhi, S. Krithiga, S. Angalaeswari, T. Deepa, and D. Subbulekshmi, "Grid tied PV system using modular multilevel inverter," Int. J. Power Electron. Drive Syst., vol. 10, no. 4, pp. 2013–2020, 2019.
10. Niveditha Yadav, M. YaseenBasha, S Rohith and H Venkateshkumar, "Algorithm to Design VGA Controller on FPGA Board", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), vol. 6, no. 6, Nov. - Dec. 2016.

11. P. S. Subudhi and S. Krithiga, "Hybrid Converter for Solar Powered Smart Home System," *Int. J. Pure Appl. Math.*, vol. 120, no. 6, pp. 1363–1373, 2018.
12. P. S. Subudhi and S. Krithiga, "PV and Grid interfaced Plug-in EV Battery Charger operating in P-VG, P-V and V-G Modes," *Int. J. Recent Technol. Eng.*, vol. 8, no. 2, pp. 3431–3443, Jul. 2019.
13. P. S. Subudhi and S. Krithiga, "Topological Study of Derived Converters- A review," in 2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC), 2019, pp. 225–230.
14. P. S. Subudhi, A. R. Kumar, S. Krithiga, T. Deepa, S. Padmanaban, and D. P. Kothari, "Simulation Analysis of Selective Harmonics Elimination scheme for a Symmetric CHB-Multilevel inverter," in 2019 Innovations in Power and Advanced Computing Technologies (i-PACT), 2019, pp. 1–4.
15. P. S. Subudhi, K. Subramanian, and B. B. J. D. Retnam, "WIRELESS ELECTRIC VEHICLE BATTERY-CHARGING SYSTEM FOR SOLAR-POWERED RESIDENTIAL APPLICATIONS," *Int. J. Power Energy Syst.*, vol. 39, no. 3, pp. 130–140, 2019.
16. R. Kumar, D. Thangavelusamy, S. Padmanaban, and D. P. Kothari, "A MODIFIED PWM SCHEME TO IMPROVE AC POWER QUALITY FOR MLIS USING PV SOURCE," *Int. J. Power Energy Syst.*, vol. 39, no. 1, pp. 34–41, 2019.
17. R. Kumar, M. S. Bhaskar, U. Subramaniam, D. Almakhles, S. Padmanaban, and J. Bo-Holm Nielsen, "An Improved Harmonics Mitigation Scheme for a Modular Multilevel Converter," *IEEE Access*, vol. 7, no. Mmc, pp. 147244–147255, 2019.
18. R. Kumar, P. Sarathi Subudhi, T. Deepa, S. Krithiga, S. Padmanaban, and D. P. Kothari, "Simulation Analysis of a Nearest Level Modulation Scheme for Cross-Connected Sources based MLI," in 2019 Innovations in Power and Advanced Computing Technologies (i-PACT), 2019, pp. 1–4.
19. S. Acharya and S. K. Mishra, "Interleaved Current-Fed Switched Inverter," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7015–7030, Jul. 2020.
20. S. Mishra, R. Adda, and A. Joshi, "Switched-boost inverter based on Inverse Watkins-Johnson topology," in 2011 IEEE Energy Conversion Congress and Exposition, 2011, pp. 4208–4211.
21. S. Muthulakshmi, Chandra Sekhar Dash, S.R.S Prabakaran, Memristor based Approximate adder for Error resilient Application, Lecture notes in Electrical Engineering, Springer 2018.
22. S. Ramachandran, Chandra Sekhar Dash A. Thamilselvan, S. Kalpana, M. Sundararajan, Rapid synthesis and characterization of pure and cobalt doped zinc aluminate nanoparticles via microwave assisted
23. Sushil Kumar, S. Krithiga, and P. Sarathi Subudhi, "Wireless Electric Vehicle Battery Charging System using PV Array," *Indian J. Sci. Technol.*, vol. 9, no. 36, Sep. 2016.